Verilog digital system design