Advanced formal verification

• 其他作者: Drechsler, Rolf.
• 出版: Boston : Kluwer Academic Publishers ©2004.
• 稽核項: 1 online resource (xxv, 249 pages) :illustrations.
• 標題: TECHNOLOGY & ENGINEERING , Testing. , TECHNOLOGY & ENGINEERING Electronics -- Circuits -- General. , Decision trees. , TECHNOLOGY & ENGINEERING Electronics -- Circuits -- Integrated. , Electronic circuits , ElectronicsCircuitsIntegrated. , ElectronicsCircuitsGeneral. , Electronic books. , Electronic circuits Testing.
• ISBN: 1402077211 , 9781402077210
• 試查全文@TNUA:
  
• 附註: Includes bibliographical references and index. 1. What Sat-Solvers can and cannot do: Introduction ; Hard equivalence checking CNF formulas ; Stable sets of point -- 2. Advancements in mixed BDD and SAT techniques: Introduction ; Background ; Comparing SAT and BDD approaches: are they different? ; Decision diagrams as a Slave Engine in general SAT: clause compression by means of ZBDDs ; Decision diagram preprocessing and circuit-based SAT ; Using SAT in symbolic reachability analysis ; Conclusions, remarks and future works -- 3. Equivalence checking of arithmetic circuits: Introduction ; Verification using functional properties ; Bit-level decision diagrams ; Word-level decision diagrams ; Arithmetic bit-level verification ; Conclusion ; Future perspectives -- 4. Application of property checking and underlying techniques: Circuit verification environment: user's view ; Circuit verification environment: underlying techniques ; Exploiting symmetries ; Automated data path scaling to speed up property checking ; Property checking use cases ; Summary -- 5. Assertion-based verification: Introduction ; Assertion specification ; Assertion libraries ; Assertion simulation ; Assertions and formal verification ; Assertions and synthesis ; PCI property specification example ; Summary -- 6. Formal verification for nonlinear analog systems: Introduction ; System description ; Equivalence checking ; Model checking ; Summary.
• 摘要: Advanced Formal Verification shows the latest developments in the verification domain from the perspectives of the user and the developer. World leading experts describe the underlying methods of today's verification tools and describe various scenarios from industrial practice. In the first part of the book the core techniques of today's formal verification tools, such as SAT and BDDs are addressed. In addition, multipliers, which are known to be difficult, are studied. The second part gives insight in professional tools and the underlying methodology, such as property checking and assertion based verification. Finally, analog components have to be considered to cope with complete system on chip designs.
• 電子資源: https://dbs.tnua.edu.tw/login?url=https://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&AN=117013
• 系統號: 005310044
• 資料類型: 電子書
• 讀者標籤: 需登入
• 引用網址: 複製連結
• 目前引用數