附註:Includes bibliographical references (pages 163-173) and index.
1. Design and Test of Digital Integrated Circuits -- 2. Power Dissipation During Test -- 3. Approaches to Handle Test Power -- 4. Best Primary Input Change Time -- 5. Multiple Scan Chains -- 6. Power-Conscious Test Synthesis and Scheduling -- 7. Power Profile Manipulation -- 8. Conclusion.
摘要:Minimization of power dissipation in very large scale integrated (VLSI) circuits is important to improve reliability and reduce packaging costs. While many techniques have investigated power minimization during the functional (normal) mode of operation, it is important to examine the power dissipation during the test circuit activity is substantially higher during test than during functional operation. For example, during the execution of built-in self-test (BIST) in-field sessions, excessive power dissipation can decrease the reliability of the circuit under test due to higher temperature and current density. Power-Constrained Testing of VLSI Circuits focuses on techniques for minimizing power dissipation during test application at logic and register-transfer levels of abstraction of the VLSI design flow. The first part of this book surveys the existing techniques for power constrained testing of VLSI circuits. In the second part, several test automation techniques for reducing power in scan-based sequential circuits and BIST data paths are presented.
