附註:Includes bibliographical references (pages 243-256 and index.
From the contents: Abstract -- List of Symbols and Abbreviations -- 1: Introduction -- 2: On Frequency Synthesis -- 3: High-Speed CMOS Prescalers -- 4: Monolithic CMOS LC-VCOs -- 5: Monolithic Phase Loops -- 6: A 1.8 GHz CMOS & Dgr; & Sgr; Fractional-N Frequency Synthesizer -- 7: Conclusions -- Index -- Bibliography.
摘要:CMOS Fractional-N Synthesizers starts with a comprehensive introduction to general frequency synthesis. Different architectures and synthesizer building blocks are discussed with their relative importance on synthesizer specifications. The process of synthesizer specification derivation is illustrated with the DCS-1800 standard as a general test case. The book tackles the design of fractional-N synthesizers in CMOS on circuit level as well as system level. The circuit level focuses on high-speed prescaler design up to 12 GHz in CMOS and on fully integrated, low-phase-noise LC-VCO design. High-Q inductor integration and simulation in CMOS is elaborated and flicker noise minimization techniques are presented, ranging from bias point choice to noise filtering techniques. On a higher level, a systematic design strategy has been developed that trades off all noise contributions and fast dynamics for integrated capacitance (area). Moreover, a theoretical DeltaSigma phase noise analysis is presented, extended with a fast non-linear analysis method to accurately predict the influence of PLL non-linearities on the spectral purity of the DeltaSigma fractional-N frequency synthesizers.
