資料來源: Google Book
Power estimation and optimization methodologies for VLIW-based embedded systems
- 其他作者: Zaccaria, Vittorio,
- 出版: Boston : Kluwer Academic Publishers 2003.
- 稽核項: 1 online resource (xxiv, 203 pages) :illustrations.
- 標題: TECHNOLOGY & ENGINEERING , Low voltage integrated circuits. , TECHNOLOGY & ENGINEERING Electronics -- Circuits -- General. , TECHNOLOGY & ENGINEERING Electronics -- Circuits -- Integrated. , Électricité Conservation. , Andre fag (naturvidenskab og teknik) Andre fag , Électricité , ElectronicsCircuitsIntegrated. , Circuits intégrés à faible consommation. , ElectronicsCircuitsGeneral. , Embedded computer systems. , Electronic books. , Systèmes enfouis (Informatique) , Electric power , Electric power Conservation. , Conservation.
- ISBN: 0306487306 , 9780306487309
- ISBN: 1402073771
- 試查全文@TNUA:
- 附註: Revision of the author's thesis (doctoral-Politecnica di Milano, 2002). Includes bibliographical references (pages 187-203).
- 摘要: The main contribution of Power Estimation and Optimization Methodologies for VLIW-based Embedded Systems consists of the introduction of innovative power estimation and optimization methodologies to support the design of low power embedded systems based on high-performance Very Long Instruction Word (VLIW) microprocessors. A VLIW processor is a (generally) pipelined processor that can execute, in each clock cycle, a set of explicitly parallel operations; this set of operations is statically scheduled to form a Very Long Instruction Word. The proposed estimation techniques are integrated into a set of tools operating at the instruction level and they are characterized by efficiency and accuracy. The aim is the definition of an overall power estimation framework, from a system-level perspective, where novel power optimization techniques can be evaluated. The proposed power optimization techniques are addressed to the micro-architectural as well as the system level. Two main optimization techniques have been proposed: the definition of register file write inhibition schemes that exploit the forwarding paths, and the definition of a design exploration framework for an efficient fine-tuning of the configurable modules of an embedded system.
- 電子資源: https://dbs.tnua.edu.tw/login?url=https://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&AN=121055
- 系統號: 005322425
- 資料類型: 電子書
- 讀者標籤: 需登入
- 引用網址: 複製連結
This volume introduces innovative power estimation and optimization methodologies to support the design of low power embedded systems based on high-performance VLIW microprocessors. A VLIW processor is a (generally) pipelined processor that can execute, in each clock cycle, a set of explicitly parallel operations.
來源: Google Book
來源: Google Book
評分