查詢 text:Digital integrated circuits Computer simulation. ,共 9 筆
查詢再細分
-
- 語言
- 英語(9)
-
- 作者
- Bening, Lionel,(2)
- Foster, Harry,(2)
- Cheng, Yuhua,(1)
- Cherry, James A.,(1)
- Gupta, Sumit.(1)
- Hu, Chenming.(1)
- Meyer, Robert G.,(1)
- Mohnke, Janett.(1)
- Molitor, Paul.(1)
- Moscovici, Alfi.(1)
-
- 資料類型
- 電子書(9)
-
- 主題
- TECHNOLOGY & ENGINEERING(8)
- ElectronicsCircuitsGeneral.(4)
- ElectronicsCircuitsIntegrated.(4)
- COMPUTERS(3)
- Computer simulation.(3)
- Computer-aided design.(3)
- Conception assistée par ordinateur.(3)
- Circuits intégrés à très grande échelle(2)
- Electronic digital computers(2)
- ElectronicsCircuitsLogic.(2)
- More
-
7 0 0 0 0
SPARK :a parallelizing approach to the high-level synthesis of digital circuits
- 作者: Gupta, Sumit.
- 出版: Boston : Kluwer Academic Publishers 2004.
- 資料類型: 電子書
-
3 0 0 0 0
ASIC and FPGA verification :a guide to component modeling
- 作者: Munden, Richard.
- 出版: San Francisco, Calif. : Morgan Kaufmann ©2005.
- 資料類型: 電子書
-
101 0 0 0 0
Design, simulation and applications of inductors and transformers for Si RF ICs
- 作者: Niknejad, Ali M.,
- 出版: Boston, Mass. : Kluwer Academic Publishers ©2000.
- 資料類型: 電子書
-
5 0 0 0 0
High speed A/D converters :understanding data converters through SPICE
- 作者: Moscovici, Alfi.
- 出版: New York : Kluwer Academic ©2002.
- 資料類型: 電子書
-
6 0 0 0 0
MOSFET modeling & BSIM3 user's guide
- 作者: Cheng, Yuhua,
- 出版: New York : Kluwer Academic Publishers ©2002.
- 資料類型: 電子書
-
11 0 0 0 0
Principles of verifiable RTL design :a functional coding style supporting verification processes in Verilog
- 作者: Bening, Lionel,
- 出版: New York : Kluwer Academic ©2002.
- 資料類型: 電子書
-
11 0 0 0 0
Equivalence checking of digital circuits :fundamentals, principles, methods
- 作者: Molitor, Paul.
- 出版: Boston : Kluwer Academic Publishers 2004.
- 資料類型: 電子書
-
9 0 0 0 0
Continuous-time delta-sigma modulators for high-speed A/D conversion :theory, practice and fundamental performance limits
- 作者: Cherry, James A.,
- 出版: New York : Kluwer Academic ©2002.
- 資料類型: 電子書
-
14 0 0 0 0
Principles of verifiable RTL design :a functional coding style supporting verification processes in Verilog
- 作者: Bening, Lionel,
- 出版: Norwell, Mass. : Kluwer Academic Publishers ©2000.
- 資料類型: 電子書