Systematic design for optimisation of pipelined ADCs

• 作者: Goes, João.
• 其他作者: Vital, João C. , Franca, José.
• 出版: Boston : Kluwer Academic Publishers 2001.
• 稽核項: 1 online resource (xv, 160 pages) :illustrations.
• 叢書名: Kluwer international series in engineering and computer science ;SECS 607.Analog circuits and signal processing
• 標題: Electronic books. , COMPUTERS , Computer Engineering. , Machine Theory. , HardwareGeneral. , Metal oxide semiconductors, Complementary , Pipelined ADCs Design and construction. , COMPUTERS Computer Engineering. , COMPUTERS Hardware -- General. , Pipelined ADCs , Metal oxide semiconductors, Complementary Design and construction. , COMPUTERS Machine Theory. , Design and construction.
• ISBN: 0792372913 , 9780792372912
• ISBN: 0792372913
• 試查全文@TNUA:
  
• 附註: Includes bibliographical references. Preliminaries; Contents; ABBREVIATIONS; ACKNOWLEDGEMENTS; PREFACE; CHAPTER 1 -- INTRODUCTION; CHAPTER 2 -- GENERAL DESIGN CONSIDERATIONS IN PIPELINED A/D CONVERTERS; CHAPTER 3 -- ANALOGUE CODE-BY-CODE SELF-CALIBRATION TECHNIQUE; CHAPTER 4 -- SYSTEMATIC DESIGN METHODOLOGY FOR OPTIMISATION OF HIGH-SPEED SELF-CALIBRATED PIPELINED ADCS; CHAPTER 5 -- DESIGN OF A 14-BIT 5 MS/S CMOS PIPELINED A/D CONVERTER; CHAPTER 6 -- INTEGRATED PROTOTYPES OF PIPELINED ADCS AND MEASURED RESULTS; CHAPTER 7 -- CONCLUSIONS; APPENDIXES.
• 摘要: This title proposes and develops new strategies, methodologies and tools for designing low-power and low-area CMOS pipelined A/D converters. It proposes a top-down design approach for implementing high-performance low-power and low-area CMOS pipelined A/D converters.
• 電子資源: https://dbs.tnua.edu.tw/login?url=https://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&AN=99484
• 系統號: 005321514
• 資料類型: 電子書
• 讀者標籤: 需登入
• 引用網址: 複製連結
• 目前引用數